Introduction
As a powerful alternative to present conventional nonvolatile memory technologies, resistive switching memory devices have attracted considerable interest due to its non-volatility, scalability, low power consumption and multi-level operation [1] [2] [3] [4] [5] . To date, transition metal oxides especially binary oxides which offer several advantages over others such as simple deposition methods, chemical composition and CMOS compatibility have been proposed for nanoscale resistive memories. Among other various binary oxides such as TiO 2 , WO x , NiO, ZrO 2 , HfO 2 etc., tantalum oxide based devices are becoming appealing due to their robust memory performance including robust retention [1] and endurance properties [2] . However, good memory characteristics with tight distribution of switching parameters are of immense importance in realization of nanoscale memory devices. It is realized that resistive switching performance can be improved by selecting the SET polarity which is not yet reported in the published literature. In this study, improvement in switching parameters by selecting the polarity of SET voltage in IrO x /TaO x /WO x /W structure is reported for the first time.
Experiment
A tungsten (W) layer of thickness 100 nm as a bottom electrode (BE) was deposited by rf sputter system on 8" p-type SiO 2 /Si wafer. Then, 150 nm thick LTO was deposited. Different via diameters of 0.4-8µm and BE contacts were then defined by lithography and etching process. Next, a high-ĸ tantalum oxide layer of thickness ~9 nm was deposited by electron-gun evaporation system followed by the deposition of IrO x layer as a top electrode (TE) by rf sputter system using Ir target with Ar and O 2 ratio of 1:1. Lift-off was done to get the final device. A schematic of fabricated memory device in an IrO x /TaO x /WO x /W structure is shown in Fig. 1(a) . Fig. 1(b) shows cross-sectional TEM image of fabricated memory device. The size of the device is 2x2 µm 2 . The thickness of amorphous TaO x film is around 9 nm (Fig. 2) . Another W rich layer (WO x ) just beneath the TaO x layer is observed which is formed during our deposition process. Thickness of WO x layer is around 5 nm. The EDX analysis performed at position '01' and '02' (Fig. 3) show the presence of O element in both the layers. The peaks corresponding to WO x in addition to metallic W are confirmed by XPS spectra (Fig. 4) . Fig. 5 shows the current-voltage (I-V) curves of memory device before forming in negative and positive bias regions. The current in the positive bias region is significantly larger than that in the negative region at the same read voltage of (say) +/-1V. This is due to the difference in work functions of the top and bottom electrode materials of IrO x and W respectively. The barrier height for electron injection from BE (lower work function) is smaller as compared to TE giving rise to higher current in positive bias region. The memory device can be formed by applying positive as well as negative voltage on TE with higher forming voltage in negative region and hence can be SET in either polarity bias regions. Figs. 6 and 7 show the switching with negative and positive SET voltages respectively where voltage sweep direction after forming is indicated by the arrows (1→4). The large variations in switching parameters such as LRS, HRS, SET and RESET voltage, is observed in case of negative SET voltage switching (Fig. 6 ) as compared to almost no obvious variations in switching with positive SET voltage even after 100 consecutive switching cycles (Fig. 7) . It is observed that the resistance of LRS (~30 kΩ) in switching with positive SET voltage is significantly higher as compared to LRS (~1kΩ) in negative SET, which may minimize the damage of switching material by controlling the current conduction mechanism. To investigate the current conduction mechanism, I-V curve with positive SET is replotted in log-log scale and fitted linearly (Fig. 8) . Both LRS and HRS curves fit with trap controlled-space charge limited conduction (TC-SCLC) model [6] while fitting of LRS and HRS in switching with negative SET voltage indicate Ohmic and Schottky emission, respectively (not shown here). For positive SET, the switching mechanism is then governed by trap filling and unfilling in the switching layer. Oxygen vacancies most probably will serve as the trap sites. Resistance distribution of fabricated devices show good operating window (Fig.  9 ). Fig. 10 shows device-to-device Weibull plot of forming, SET and RESET voltages with tight distribution. Fig. 11 shows the dependence of device area on forming, SET and RESET voltages. Formation voltage increases as the device area is decreased because smaller device has lesser number of defects whereas SET and RESET voltages are almost independent of device area indicating the presence of localized conducting channels in the switching layer. The read disturb immunity of >10 5 cycles of both HRS and LRS is also obtained (Fig. 12) . Multi-level feasibly of HRS is achieved by controlling the RESET voltage (Fig.13) . Three different states can be obtained by applying different RESET voltages of -2.6, -2.8 and -3.3 V respectively. No obvious cycle-to-cycle variation is observed for all the levels. Good data retention ability of aforesaid data levels in multi-level storage are achieved (Fig. 14) . Fig. 15 shows the good P/E endurance characteristics. Excellent data retention characteristics at 85 o C up to 10 years by data extrapolation is achieved with acceptable memory margin and presented in Fig. 16. 
Results and Discussion

Conclusion
A route of the improvement in switching parameters like LRS, HRS, SET and RESET voltage is demonstrated in an IrO x /TaO x /WO x /W resistive memory stack by selecting SET voltage polarity. The fabricated device has shown good potential for multi-level operation. Good read endurance of >10 5 times and excellent data retention at 85 o C with extrapolation upto 10 years are also achieved. It is expected that the observations made in this study will be helpful in realization of practical nanoscale memory devices in future. 
